所在位置:首页 >> 电子商城 >> 开发板 开发工具 >> 开发板 >> CD4520B

TI - CD4520B (ACTIVE) CMOS 双路二进制加计数器 - 特殊逻辑 计数器/算术/奇偶函数

CD4520B (ACTIVE) CMOS 双路二进制加计数器 此图片只做参考用
真图请以实物为准
库存状况
  • 库存数量: 100
  • 包装规格:
  • 最小订单量:1
  • 多重订单量:1
  • 单位价格(不含税):CNY 0.60
数量:
价格
    数量单位价格(不含税)
    1-24CNY 0.60
    25-49CNY 0.57
    50-99CNY 0.54
    100-249CNY 0.51
  • 制造商:TI
  • 库存编号:1616812
  • 商品型号:CD4520B
  • RoHS胁从产品:
  • 备注:
  • 产品描述:CD4518 Dual BCD Up-Counter and CD4520 Dual Binary Up-Counter each consist of two identical, internally synchronous 4-stage counters.

CD4518 Dual BCD Up-Counter and CD4520 Dual Binary Up-Counter each consist of two identical, internally synchronous 4-stage counters. The counter stages are D-type flip-flops having interchangeable CLOCK and ENABLE lines for incrementing on either the positive-going or negative-going transition. For single-unit operation the ENABLE input is maintained high and the counter advances on each positive-going transition of the CLOCK. The counters are cleared by high levels on their RESET lines.

The counter can be cascaded in the ripple mode by connecting Q4 to the enable input of the subsequent counter while the CLOCK input of the latter is held low.

The CD4518B and CD4520B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

特性

 

  • Medium-speed operation - 
       6-MHz typical clock frequency at 10 V
  • Positive- or negative-edge triggering
  • Synchronous internal carry propagation
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
  • Noise margin (over full package-temperature range):
    • 1 V at VDD = 5 V
    • 2 V at VDD = 10 V
    • 2.5 V at VDD = 15 V
  • 5-V, 10-V, and 15-V parametric ratings
  • Standardized, symmetrical output characteristics
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"
  • Applications
    • Multistage synchronous counting
    • Multistage ripple counting
    • Frequency dividers

Data sheet acquired from Harris Semiconductor.

购物指南
配送方式
自提
国内快递
国际快递
邮局包裹
快递单号查询
签收验货
支付方式
银行汇款
在线支付
公司转账
邮局汇款
发票制度
在线支付
银行汇款
公司转账
邮局汇款
发票制度
特别说明
质量保证
完美订单
应用领域
品质测试
品质监控
售后服务
退换货
监督建议
投诉受理
免责声明
争议处理
特色服务